Abstract-In this paper, the authors present a fully integrated VCO with 32% tuning range centered at 38.9 GHz. The VCO was designed using a commercially available, inexpensive 0.8 µm Si/SiGe HBT technology with f T and fmax of 80 and 90 GHz, respectively. It consumes 195 mW DC power and provides an output power of more than 5 dBm. A phase noise of -93 dBc/Hz at 1 MHz offset was measured for the free running VCO.
I. INTRODUCTION
As spectral congestion increases at lower frequencies and cost-effective semiconductor technologies with cut-off frequencies approaching or surpassing 100 GHz, millimeter-wave applications are receiving more and more attention. The VCO in this work covers a wide frequency range from 32.6 GHz to 45.2 GHz, which makes it suitable for many different applications. At the lower side of the spectrum window, 35 GHz is suited for Synthetic Aperture Radar (SAR) applications [1] . 30 GHz can be doubled to the 60 GHz ISM band and 38/39 GHz can be doubled for 77/79 GHz automotive radar applications. The technology used in this design is a Si/SiGe HBT technology with 0.8 µm minimum drawn dimensions, which provides a transit frequency f T = 80 GHz and a maximum frequency of oscillation f max = 90 GHz. The goal of our work is to demonstrate that millimeter-wave applications can be addressed well by this cost-efficient technology, accelerating the pick-up of millimeter-wave techniques for commercial and consumer applications. While amplifiers operating at 36, 40 and 50 GHz have already been designed and realized using the same technology [2] , this work demonstrates its work in high-performance millimeter-wave oscillators.
II. TECHNOLOGY OVERVIEW
The technology used in this work is the Si/SiGe HBT process commercially available from Atmel GmbH (Germany) [3] . It is a 0.8 µm technology with a minimum effective emitter size of 0.5 x 1.1 µm 2 . The SIC-npn transistor (with selectively implanted collector) improves the f T from 50 GHz (for non-SIC npn transistor) to 80 GHz, at the price of a lowered collector-emitter breakdown voltage (BV CEO ) of 2.4V (4.3V for non-SIC npn transistor). pn, Zener, and varactor diodes are also implemented in this process. Three aluminum metal layers and four types of resistors are provided as well as MIM and nitride capacitors. Two types of substrate (1000 Ωcm and 20 Ωcm) are available; the inexpensive, low resistivity (20 Ωcm) substrate was used throughout this work.
III. CIRCUIT DESCRIPTION
The VCO is a negative resistance type VCO. Varactor diodes were used for the frequency tuning. Inductors were realized using Thin Film Microstrip Lines (TFMSL). The circuit is fully differential and has two differential output branches, which can be used to feed a differential mixer and frequency divider respectively. A common-base stage was used as an output buffer to increase the output power and isolate the VCO core from the load.
A. TFMSL
TFMSLs were used in this design to realize the inductive reactances. Compared with spiral inductors, the inductance of a short-ended microstrip line is more easily tunable, which makes the design and redesign much easier. The quality factor can be increased by shielding the signal from penetrating into the lossy substrate. The chip size will also be acceptable, because of the short effective wavelength in the millimeterwave range. The TFMSLs utilize the top metal layer (2.5 µm thick) and the bottom metal layer (0.85 µm thick) of the process. The top layer serves as the signal and the bottom layer as the ground, which shields the signal from the lossy substrate. Silicon dioxide is filled in between the metal layers. The distance between the top and bottom metal layer is 3.3 µm, comparable to the thickness of the top metal, so the lines cannot be treated as ideal microstrip lines where the metalization thickness is assumed to be negligible. To model these TFMSLs, a Π model was used as shown in Fig. 1 . 10 stages were used to represent the distributive characteristic of transmission lines, which also solves the problem caused by self resonance of the Π model [4] . The TFMSLs were first simulated using EM simulation tools (Momentum and Sonnet), then the parameters were extracted from the simulation data, as described in [5] . The model is scalable in length. Good agreement between the model and the simulation was achieved for different line lengths. 
B. VCO Core
The VCO utilizes a negative resistance type VCO core, based on the topology presented in [6] . Capacitive degeneration was used to generate a negative resistance looking into the base. A base inductor was used to complete the resonance circuit. As shown in Fig. 2 , L E and C V AR are in parallel and show capacitive behavior in total. L E also facilitates biasing, it needs to be chosen carefully to guarantee that L E and C V AR in parallel still behave capacitively in the operating frequency range. L B serves as the base inductor. Due to the
VCO core schematic with output buffer. TFMSLs are used as inductors for the resonant circuit and output matching. differential topology, biasing nodes Vb1, Vb2 and Vtune are virtual grounds, which decreases their influence on the VCO core.
C. Output buffer
Output power and frequency of a VCO tend to vary as the load changes, which is a disadvantage if the VCO must drive different loads like mixers, frequency dividers, etc.
To overcome this problem, an output buffer was added in this design. As shown in Fig. 2 , a common-base stage was cascaded to the VCO core, which isolates the VCO core from the loads and also increases the output power. Furthermore, a transmission line L M was added in between the VCO core and the buffer to improve the matching conditions between the two stages. As the VCO was intended to drive a differential mixer and a differential frequency divider, the output was split into two branches, as shown in Fig. 2 . L C1 , L C2 and L C3 improve the output matching condition. The lengths of these lines were optimized for maximum output power.
IV. SIMULATION AND LAYOUT

A. Simulation
To determine the oscillation frequency, only half of the circuit needs to be analyzed, as shown in Fig. 3 . Small signal S-parameter simulation was performed for the start-up condition. Z 1 has negative real and imaginary parts, which is the result of the capacitive degeneration. Z 2 has a small positive real part and positive imaginary part, which represents the impedance of the base inductor. The oscillation will finally sustain at the frequency where Z 1 +Z 2 =0. However, to start the oscillation, |R 1 | > 1.2R 2 should be fulfilled [7] . It is shown in Fig. 4 that X 1 and X 2 cancel out at 37.8 GHz, while R 1 at this frequency is negative and the value is much larger than R 2 , which is sufficient to start the oscillation, as shown in The frequency of oscillation is mainly determined by L B , C V AR and L E . The varactor diode was formed by connecting three small diodes in parallel, which increases the quality factor of the varactor diode. L B was then tuned to reach the targeted oscillation frequency. L E has little influence on the frequency, but it was chosen to be quite large to guarantee the capacitive behavior of C V AR and L E in parallel and efficiently filter the noise generated by the current source [6] . When the tuning voltage is changed from 0 to 5V, the simulated frequency is continuously tunable from 35 GHz to 47 GHz.
To estimate the output power and phase noise, a large signal Harmonic-Balance simulation was performed. The simulated output power was 6 ± 1 dBm through the whole tuning range. The suppression of second and third harmonics were more than 30 dB. The simulated phase noise ranged from -94 dBc/Hz to -88 dBc/Hz at 1 MHz offset from the oscillation frequency.
The layout of the VCO was made as symmetrical as possible, although some asymmetries were unavoidable. Since all the TFMSLs are on the top metal layer while the transistors are all on the bottom metal layer, vias had to be used for connecting the TFMSLs. The vias were not included in the simulations, which decreased slightly their accuracy. The lines used to connect the three diodes also influence the oscillation frequency. A post-layout simulation showed that these lines actually lower the oscillation frequency. The transmission lines were folded to save chip area. As this was the evaluation version, the chip was not optimized for minimum size. Fig. 6 shows a photo of the fabricated VCO, which occupies 893 × 530 µm 2 chip area, including the pads.
V. MEASUREMENT
The VCO was measured on wafer. An Agilent 8565EC spectrum analyzer was used to measure the output spectrum. The VCO has two differential output branches (indicated in Fig. 6 ). In this measurement, because of the difficulty of manipulating probes, "Out2+" and "Out2-" were left open. "Out1+" was connected to the spectrum analyzer and "Out1-" was terminated with a 50Ω load. This is different from the simulation where the four output nodes were all terminated with 50 Ω loads and will cause the total output power to be The measured total output power was 4.7 ± 1 dBm over the whole tuning range. Fig. 8 shows the measured dependency of oscillation frequency and output power on the tuning voltage. Because of the wide tuning range, the gain of the transistors in the VCO core and output buffer decreases at higher frequencies, so the output power decreases slightly at higher frequencies. The chip consumes 49mA current at 5V supply. When lower output power is needed, the DC power consumption can also be significantly reduced by lowering the supply voltage. The chip consumes only 19.5 mA at a 3V voltage supply and can still generate 0.6 dBm total output power.
Phase noise is also an important parameter to evaluate the performance of an oscillator. It is difficult to get an accurate phase noise measurement on chip while the tuning voltage is supplied, because the DC needle that is used to supply the tuning voltage deteriorate the phase noise performance significantly. So the phase noise was first measured without attaching the tuning voltage. To make a good contact, a coplanar probe was used to contact the "VCC" pad instead of DC needles. The VCO oscillates at 42.677GHz without applying a tuning voltage. Fig . 8 shows the output spectrum at the "Out1+" node, the phase noise at 1 MHz offset is -93 dBc/Hz, which agrees well with the simulation. The losses from the cables, probes and the measurement setup should be compensated to get the real output power and 3 dB more should be added to get the total output power due to the differential topology.
The phase noise was also measured using the Phase Noise Utility of the Agilent 8565EC, which is a built-in software specialized to measure the phase noise of an oscillator at different offset frequencies or to continuously measure the phase noise at one spot offset frequency. Fig. 9 shows the measured phase noise from 100 kHz to 100 MHz offset. The phase noise at 1 MHz offset is around -92 dBc/Hz, which agrees quite well with the simulation and the first phase noise measurement. To accurately measure the phase noise through the whole tuning range in the future, the chip will be mounted on a test structure and large capacitors will be placed to filter the noise contributions of the tuning voltage.
VI. CONCLUSION
A fully integrated VCO that covers a 32% tuning range centered at 38.9 GHz was designed using a commercially available, low-cost SiGe HBT technology. The VCO achieved good performance in terms of frequency tuning range, output power and phase noise. It successfully demonstrated the suitability of this 0.8 µm process for millimeter-wave applications.
